layouts. Manual editing continues to be an important component i n many design methods, especially analog and mixed analog/digital designs [ 11. We have even observed power supply shorts in digital chip layouts generated entirely by a computer program, owing to software bugs or usage errors. Whether caused by incidental manual editing or software problems, the short-locating task arises in even the most modem and highly-automated VLSI design methods
The power supply nets and other complex nets of a VLSI layout are typically composed of many tens of thousands of features distributed among various mask layers. The presence of shorts, opens, and other connectivity errors involving complex VLSI nets is detected immediately from messages generated during the first iteration of netlist extraction and netlist comparison. Open-type errors and some other errors can usually be located quickly on the layout by referring to the generated messages and using a layout viewing program that has a net highlighting capability. Shorts, however, can present a much harder problem. Locating the feature or features responsible for shorting two complex nets is often the most vexing problem faced during the layout verification process.
In an extensive literature search, the author found no published papers whatsoever dealing with this important and ubiquitous problem of short location. Here we begin the overdue process of correcting this literature dearth by describing a new interactive CAD tool, called shortjinder, that enables the IC designer to locate shorts quickly and with minimal effort. This is effected by displaying a cycle-free shortest electrical path between two points indicated by the designer on a graphical display of the layout. Shorrfrnder matches the human designer's knowledge and intuition about the layout with the computer's capability to construct and search complex connectivity graphs. Multiple shorts between two given nets, if any, are found with total assurance by iterating the process of layout correction, extraction, and netlist comparison. As will be described later, shortfnder also has a limited capability to find multiple shorts in a single pass, thus potentially saving some correction/extraction iterations.
In the second section of this paper we give an overview of what shortfnder does and where it fits in the layout verification process. Section 111 describes how the local electrical connectivity graph is built, while Section IV describes how this graph is searched. Section V covers the implementation and performance of shortfinder, and the section following compares shortjinder to other approaches for short location known to the author. Concluding remarks are given in the final section.
OVERVIEW OF SHORTFINDER
Shortfnder is part of the Rink layout analysis system [ 5 ] . Rink is a general purpose layout analysis system providing netlist extraction [ 6 ] , netlist comparison [7] , and graphical display programs in an integrated system. Rink is user adaptable to any technology and requires, as input, nothing more than the raw geometry of the layout expressed in a language such as CIF [8]. Such flexibility is vital in an environment where a wide range of design methods and technologies are used. Rink has been used to analyze chips ranging from Gallium Arsenide laser drivers to bipolar lightwave amplifiers to CMOS VLSI signal processors [ 5 ] , [9] , [IO] . The shorrfrnder utility is a recent enhancement to the Rink system that solves the difficult problem of locating shorts between complex nets.
To understand the basic concepts of shorrfrnder and how it is used within the Rink system, consider the layout of the 294 transistor CMOS cell shown in Fig. 1 . When automatic layout verification is attempted on this cell, one discovers immediately that this layout has an error: the VDD and VSS power supply nets are shorted into a single net. Here the common net is assigned the net number 1 by the net numbering algorithm. The Rink system will indicate the existence of this short during the extraction process by generating a message that net 1 has two different labels, VDD and 
VSS.
If the layout had not been labeled, then the netlist comparator program in Rink would also give an immediate indication of the VDD-to-VSS short when the user compared the extracted netlist with the SPICE design simulation netlist.
In Fig. 2 we have shown a layout display of this cell with net 1 (the problem net) highlighted. The highlighting is shown as a heavy outline around the individual trapezoids of the net.' We see that net 1 includes the VDD bus, the VSS bus, the P wells, the N wells, and other features. Even for this small example, we must confront a morass of hundreds of trapezoids, on several mask layers, as we try to find the one responsible for shorting VDD to VSS. It is by no means obvious where the short occurs, or how one would proceed to locate it. For a complete VLSI chip, with orders of magnitude of more transistors, the problem can be extraordinarily difficult.
The basic concept of the shortfinder tool is straightforward. The IC designer uses elementary knowledge about the layout to indicate, on the graphics display, two points on the problem net that are not supposed to be connected. In our example (Fig. l) , the designer indicates the first point on the VDD bus roughly at the location of the VDD label, and the second point on the VSS bus roughly at the location of the VSS label.
After verifying that the two indicated points lie on a common net, shortfinder reads all the trapezoids of that net into memory and builds an undirected graph in which the vertices are the trapezoids ( Fig. 3(a) and (b) ). The graph adjacency relationship is simply the local electrical connectivity (more details in next section).
Next, shortjinder executes a breadth-first search of the graph, where the first point indicated by the user on the layout identifies the starting trapezoid (vertex) and the second point indicates the target trapezoid. Various intermediate stages of the breadth-first search are shown in Fig. 4 (a)-(c). When the path is finally found, it is displayed on the layout ( Fig. 5(a) ). This path is the shortest possible path (in trapezoid count) between the two endpoints. Moreover, it is simple (i.e., has no cycles in the graph), so it can be traced unambiguously from one end to the other.' Since the two ends of the path are not supposed to be connected electrically, the path must contain a feature that shorts the two nets. By merely tracing the path from one endpoint to the other, the designer is guaranteed to encounter a feature that is shorting the two nets. The designer then uses human level intelligence and "common sense" knowledge about what should and should not be connected 'Since the software described in this paper handles fully general polygonal geometry, the discussion is phrased in terms of trapezoids. These trapezoids reduce to rectangles for Manhattan (rectilinear) geometry. All examples in this paper use Manhattan geometry exclusively.
'Since the path may contain trapezoids from different conductive layers, the graphical display of the path is not planar and may "loop back," crossing under or over a previous portion of the path. Nevertheless, the path can be followed unambiguously from one end to the other. This net has over 500 trapezoids. Note how difficult it is to locate the trapezoid(s) responsible for shorting the two power supply nets. in the layout to recognize the shorting f e a t~r e .~ In this example ( Fig. 5(a) ), the short between the VDD and VSS nets is clearly shown to occur through the upper left N well. The error must occur at the right end of this N well, since that is the end near the VSS bus and N wells are not supposed to be connected to the VSS bus. After zooming in on this area, the error becomes clear: a spurious 'One might speculate whether an artificial intelligence knowledge-based system might be developed to help the designer locate the shorting feature. This author believes that the effort expended in developing such a system would fall beyond the point of diminishing returns. the search stops here. The screen is redrawn instantly and the path that has been found between the two endpoints is displayed (see Fig. 5(a) ).
metall-to-metal2 contact via is shorting a metall feature to the metal2 VSS bus (Fig. 5(b) ). Although the preceding example was a CMOS cell, shortJnder can be (and has been) adapted to bipolar, GaAs, and any other technology handled by the Rink system [5] . The only technology dependent data needed by shorrjinder is an identification of the contact via masks, since this information is needed for determining local electrical connectivity.
111. BUILDING THE GRAPH To understand how the trapezoid connectivity graph is built, we must first describe the data structure used to store trapezoids for graphical display. Trapezoids are stored on disk in indexed, bucketsorted trapezoid files: one file per displayed layer. 4 The buckets 4These are derived (i.e., not necessarily physical) layers that Rink's extractor created while executing connectivity analysis. correspond to bucket partition rectangles in the layout whose x and y boundaries occur at multiples of the rectangle width and height, respectively. Trapezoids are fractured at the bucket partition rectangle boundaries, if necessary, so that the interior of each trapezoid is guaranteed to lie within exactly one bucket partition rectangle. As has been noted recently, bucketing is a powerful technique for improving the efficiency of computational geometry algorithms [ I l l . The width and height of the buckets are noncritical parameters that depend on the design rules of the technology and are chosen to minimize draw time. For technologies with minimum feature sizes in the 1-10 pm range, we find that a 100 X 100 bucket partition rectangle works well. An index table stored at the beginning of the trapezoid file tells the location on disk where each bucket begins. This enables a layout display program to access just those buckets on disk that are needed for displaying a specified view of the layout. With such a paradigm, the layout display program need not store any trapezoids in main memory. Consequently, arbitrarily complex layouts can be handled by such a display program. Draw time depends on the number of trapezoids in the chosen view but is otherwise nearly independent of the overall complexity of the layout.
ShortJnder is built on top of a basic layout display program that follows the paradigm described in the preceding paragraph. In particular, the indexed, bucket-stored trapezoid layer files of the Rink layout display system are critical to shorrjinder 's operation. Shortj n d e r builds a trapezoid connectivity graph, so a subset of the layout trapezoids must be stored in main memory. The user first indicates (using the mouse cursor) two points on the same net between which he or she wishes to find a path. Then all trapezoids of that net are read into main memory and a connectivity graph for those trapezoids is built. The trapezoids were previously numbered by Rink's extractor, so shortfinder merely reads the database and picks out those trapezoids tagged with the desired net number. The graph adjacency relationship is simply the local electrical connectivity. Specifically, two trapezoids on the same layer are adjacent (i.e., an undirected edge is created in the connectivity graph between the trapezoid vertices) if and only if they are touching; two trapezoids on different layers are adjacent if and only if they intersect at a contact that connects those two layers electrically (e.g., a metallto-metal2 contact via for a pair of trapezoids, one on metal1 and the other on metal2). These adjacency concepts are illustrated in Fig. 3(a) and (b) .
When the trapezoids of the indicated net are read into main memory, they are stored in linked lists: one list per layer. These lists preserve the bucket-sorted ordering of the trapezoids. Tables are created in main memory that store pointers into the linked lists identifying the beginning and ending of each bucket. In this implementation, the buckets are used to localize searches for touching and overlapping trapezoids. Thus the number of trapezoids that must be checked when searching for ones that overlap or touch a given trapezoid is bounded above by a constant that is independent of the overall complexity of the layout. This bound depends on the size of the bucket partition rectangle and on the design rules of the particular technology. Thus the expected CPU time needed to build the trapezoid connectivity graph grows linearly with the number of trapezoids, p , in the indicated net. This result is not surprising, since what we have described here is a hashing scheme for the trapezoids in which the list sizes are bounded above uniformly [ 121. Let n denote the total number of fractured trapezoids in the layout under consideration. Since complex nets that contain a significant fraction of n trapezoids are the ones of most interest, p cannot be assumed to be less than O ( n ) . The expected time complexity of this graph-building algorithm thus grows as O ( n ) . Clearly, the expected space requirement also grows as O ( n ) .
IV. FINDING THE PATH
After the user indicates the endpoints of the path on a net and the undirected trapezoid connectivity graph for that net is built in memory, the path is found using breadth-first search [13] . This search strategy visits any vertex at most once, so the time complexity is O ( n ) and the resulting path is cycle free. Breadth-first search guarantees that the path is minimum in the sense that it has the fewest number of trapezoids. This is a reasonable metric to minimize, because it is precisely these path trapezoids that must be searched to find the feature responsible for the electrical short. Clearly, few trapezoids are better than many.
Since trapezoids are of variable size, the path found may not have minimum geometrical length. However, because the trapezoids are fractured at bucket boundaries, the display data contains no "large" trapezoids. Consequently, the path found is usually minimum, or close to minimum, in geometrical length as well as in trapezoid count. In this context, the difference between a path of minimal geometrical length and a path of minimal trapezoid count is of little significance.
Note that a single path displayed by shortfinder normally runs through just one feature shorting the two nets. If there are other shorting features, the IC designer must usually proceed with an iterative process of layout correction and re-extraction until all shorts have been found. The designer might locate multiple shorts in a single iteration-and possibly save iterations-by trying different path endpoints for shortjinder. This is easy enough, so that it is usually worthwhile for the designer to try a few additional endpoints before proceeding to correct and re-extract the layout.
The author considered adding a multiple-path option to shortJinder. Although this may be a worthy enhancement, one often finds in practice that a single error gives rise to many shorts because the error occurred in a cell that is repeated around the chip. Usually, designers will find it simpler to correct a located error and re-extract the layout rather than sift through the many paths that may arise from a single error in a repeated cell.
V. IMPLEMENTATION AND PERFORMANCE
The graphics interface for shortfinder runs on a Sun workstation under Sun's window system. It was obtained by adding about 800 lines of C code to Rink's existing layout viewing program [5] . An X windows version, which can run on a variety of workstations, is being prepared. The program that builds the trapezoid connectivity graph and performs the breadth-first search is called geompath. It is a completely separate, self-contained program that is executed by the shortjinder graphics interface after the user specifies the two endpoints of the path with the mouse cursor. Geompath contains 1800 lines of C code and does not interface directly to a graphics device (it reads and writes disk files only); thus geompath can run on a variety of Unix computers.
Performance statistics are given for a (diskless) Sun 3/75 workstation configured with 4 megabytes of main memory. For the 294 transistor cell in Fig. 5(a) , the path shown was found and displayed in 4 s of real time and the memory usage was negligible. Fig. 6 shows a path that locates a power supply short that occurred in a 6000 transistor neural network chip [l] . The search started at the point marked by the VSS label and ended at the point marked with the VDD label (both in upper left). For emphasis, a large box has been drawn (lower center) around the region where the short occurs, at the cusp of the path. Fig. 7 shows a close-up of the boxed region from Fig. 6 . The layout error here is a metall intralayer short, so only the matall layer has been shown for clarity. Fig. 8 shows the same view as Fig. 7 , after corrections have been made. Finding and displaying the path for this example required 90 s of real time and 2.3 megabytes of memory. Since both the CPU time and memory usage scale linearly with chip complexity, significantly larger chips can be handled conveniently on a modem workstation. For chips up to a half million transistors, one should be able to find the desired path by running geompath on a powerful super minicomputer with a swap space of hundreds of megabytes, then viewing the output trapezoid file on a workstation using shortJinder 's graphics interface. Generally, geompath executes one to two orders of magnitude faster than netlist extraction and requires about the same amount of main memory as design rule checking.
VI. COMPARISONS TO OTHER APPROACHES
There appears to be no published literature dealing with this important and common problem of locating shorts in chip layouts. Therefore, comparing shortfinder with other approaches is difficult.
The author is aware of environments in the IC industry where short location was once done by a manual "coloring-in" approach. Here, when a chip is found (either by netlist extraction or by testing fabricated wafers) to have a power supply short, a large color outline plot of the layout is made. The IC designer, armed with a set of colored pencils, then proceeds to color-in each polygon of the shorted net. As the merged net is gradually filled-in with solid color, the designer eventually stumbles across the polygon responsible for shorting the two nets. In a sense, shortfinder is a sophisticated, automated descendent of this manual "coloring-in" approach.
Most automatic short-locating tools of which the author is aware (e.g., [14] ) report only an estimate of the short's location. The accuracy of this report depends on the position and abundance of surrounding net labels. Thus many correctly placed labels should appear throughout the layout to obtain an accurate report. For some designers using some design tools, correctly placing many labels on nets throughout the layout is a tedious, error-prone task and an unwelcomed burden. In contrast, shortfinder requires no labels at all and is guaranteed to lead the designer to the shorting feature.
After completing shortfinder, the author leamed that it is closely related to a batch-mode utility that is part of a highly regarded commercial layout analysis system [ 1.51. There is apparently no published information on the commercial tool and such information is considered proprietary, so detailed, quantitative comparisons with shortfinder are not possible. Similar to shortfinder, the commercial tool appears to find the "shortest" electrical path between indicated points on a net (the metric used by the commercial tool for defining the "shortest" path is unknown). From the brief description of the commercial tool obtained by the author, it seems to differ from shortjnder in that the commercial tool requires two or more net labels, which must be correctly placed on the layout. These define the endpoints of the search path if they are different text strings yet lie on the same set. Shortjinder, on the other hand, has the advantage of requiring no labels at all. While the commerical tool runs in batch mode, shortjnder offers the convenience of a fully interactive graphics interface. Thus the designer can try dif--_ Fig, 7 , A blowup of the boxed region shown in Fig, 6 , This is a metall intralayer short, so only the metall layer has been shown for clarity.
feren; endpoints interactively when it is felt that displaying different path might uncover the shorting feature more quickly. Trying different paths may also be helpful if the designer suspects that there are multiple shorts between the two nets, as was remarked previously.
VII. CONCLUSION Despite advances in synthesis tools directed towards making "dumb" errors such as shorted power supply nets an impossibility, we know from experience that simple connectivity errors continue to haunt chip design projects. The high complexity and wide extent of power supply nets and clock nets have two unfortunate consequences: 1) shorts between such nets are the most likely types of shorts to occur, and 2 ) shorts between such nets have traditionally been the most difficult layout errors to track down during the layout verification process.
We have described a new tool, called shortjinder, that greatly simplifies the problem of locating net-to-net shorts. It handles intralayer shorts and interlayer shorts with equal facility. The user merelv indicates. with a mouse cursor. two Doints on the same net I 1 Fig. 8 . This is the same region as shown in Fig, 7 , after corrections, It is interesting to note that the short occurred where two different types of pad drivers were abutting (~i~, 6). The original layouts for both pad drivers had no connectivity errors; the short was caused by interference in the overlap region.
in a graphical display of the layout. Shortjnder then finds and displays the shortest electrical path (in trapezoid count) between the indicated points. If the two features at the endpoints of the path are supposed to be on separate nets, then the displayed path is guaranteed to run through a feature that is responsible for shorting the nets. Thus the shorting feature is found quickly and with minimal designer effort. Shorrjnder is built around a database designed for ordinary graphical display of layout geometry. This database, which consists of net-numbered, bucket-sorted trapezoid files, is well suited for constructing thc local electrical conncctivity graph that shnrtjndrr searches. ACKNOWLEDGMENTS The author would like to thank Josh Alspector, a Rink user, for suggesting the seminal concept that led to s h o r~n d e r while going through the travails of locating net-to-net shorts in the layout of his neural network chip [ l ] . Valuable discussions with Sanjay Dhar were appreciated. David Deutsch, Dan Daly, David Boyer, and Gary Hayward read early versions of this manuscript and made many helpful suggestions. The Rink extractor is an enhanced version of Tom Szymanski and Chris Van Wyk's Goalie 161, and the concept of indexed, bucket-sorted trapezoid files for graphical display is borrowed from the latter.
